I. INTRODUCTION
Abstract-A general purpose FPGA based DAQ module has been developed. This module has been built around a Virtex-4 FPGA and it is able to acquire up to 1024 different channels distributed over 10 slave cards. The module has an optical interface a RS-232 a USB and a Gigabit Interface. The KLOE-2 experiment is going to use it to take data from the Inner tracker and the QCALT. An embedded processor (power pc 604) is present on the FPGA and a telnet server has been developed and installed. A new general purpose data taking system has been based on this new module to acquire the Inner Tracker. The system is at the moment working at LNF (Laboratori Nazionali di Frascati).
HIS document discuss a prototype of Data Acquisition System (DAQ) for the Inner Tracker (IT) of the KLOE-2 experiment. After the completion of the KLOE data taking [1] , a proposal has been presented for a physics program to be carried out with an upgraded KLOE detector, KLOE-2 [2] , at an upgraded DAφNE machine, which has been assumed to deliver an integrated luminosity O(20) fb −1 . The KLOE-2 physics program will be focused on physics coming from the Interaction Point (IP), where the φ-meson is produced. Its decays into K S , K ± , η and η′ decays as well as K S K L interference and search for physics beyond the Standard Model will be studied in this environment. The improvement in the reconstruction performance for tracks near the interaction region is then of fundamental importance for the accomplishment of this physics program. The Inner Tracker (IT) [3] will be inserted in the available space inside the Drift Chamber. The proposed solution consist of four independent tracking layers, each providing a 3-D reconstruction of space points along the track with a 2-D readout. The innermost layer is placed at 12.7 cm from the beam line, corresponding to 20 τ S avoiding to spoil the K S K L interference. We have chosen to realize each layer as a cylindrical-GEM detector (CGEM) [4] .
A constraint concerns the KLOE DAQ timing: since the Level 1 trigger is delayed of about 200 ns with respect to the Bunch Crossing (BX), the IT discriminated signals must be properly stretched to be acquired. To fulfill the mentioned requirements a novel 64-channels front-end ASIC prototype, named GASTONE (Gem Amplifier Shaper Tracking ON Events) [5] , has been developed; this version is a mixed analog-digital circuit, consisting of 64 analog channels followed by a digital section implementing the slow control and readout interface. The amplified and shaped signals are digitized and serially readout using both edges of a 50 MHz clock, achieving a 100 Mbps transfer rate.
A 3D model of the IT detector can be observed in Fig. 1 .
II. THE DAQ ARCHITECTURE
The KLOE-2 Inner Tracker acquisition system is composed essentially by three electronic systems: the front-end boards, the OGE (Off Gastone Electronics) board, and the OGE L1 board.
The front-end boards are mounted directly on the detector very near to the IP in an area that is impossible to reach during normal running operations. Each one of these boards can process signals coming from 128 channels of the detector and is connected to the OGE, that will be placed outside KLOE-2, using a 3 meters long twisted pair cable (13 couples).
The OGE board has been designed to set up the front-end chip parameters, deliver the power supply and download data from up to eight Gastone cards (1024 channels). These are intermediate boards between front-end and OGE L1 board, their aim is to collect and label data each time that level 1 trigger is asserted, and send them to the OGE L1 board via a A FGPA Based General Purpose DAQ Module for the KLOE-2 Experiment T 978-1-4244-7110-2/10/$26.00 ©2010 IEEE dedicated serial link whose main features are described in [6] , [7] . The OGE boards are stand alone boards that are based on a Xilinx Virtex 4FX FPGA (Field Programmable Gate Array). An embedded IBM Power PC (PPC405) running at 300MHz is present on the board. Using an address logic it's possible to set the parameters of OGE board and for the Gastone chips. All the peripherals are connected to the processor through the PLB46 (Processor Local Bus) bus running at 100MHz.
Moreover, this core performs zero suppression algorithm (if this features is enabled), save the data in a FIFO and send them to the OGE L1 board via a 2 Gb/s optical link, as stated before.
The processor is interfaced with the external world through three different peripherals, namely Gigabit Ethernet, full speed USB2 and RS232. Those interfaces are implemented only for debug and test application. The KLOE2 DAQ data frames will flow through the optical link. Due to the complexity of the operation to be performed, the code dimension of the Power PC acquisition software is greater than the FPGA embedded memory connected to the Power PC (8 Kbyte). To solve this problem we have implemented a system based on a small boot loader that download the software from a flash memory and execute it in an external DDR2 memory. This is used even as cache memory for the processor. Fig. 2 . The Architecture of the DAQ System: the detector is made by 5 Gem layers. The detector is acquired using the Gastone cards interconnected to the OGE Boards. Then using the Ethernet connection the data in the OGE Board are sent to the Farm on-line system. Finally the data are written to the storage disks.
We have implemented a prototype of a DAQ system to test the OGE board which is the pillar of the Gem detector DAQ system. The layout of the full system is shown in Fig. 2 . We have, in this case, a five layer Gem prototype detector prototype. The information delivered by the detector is digitized by the Gastone cards. Up to 8 Gastone cards can be connected through a serial interface to the OGE board which is in charge of performing a first level event building. The OGE board is in this case connected to the DAQ system by a gigabit Ethernet interface.
A PC based DAQ system equipped with a Gigabit Ethernet interface is used as Farm system and multiple OGE board are also used in the DAQ for testing the even building algorithm.
III. DAQ PROCESS
In order to acquire data events from the OGE board it was used the Gigabit Ethernet bus with the TCP/IP protocol. The OGE system has in the FPGA chip a telnet server which allows to manage the board and all Gastone cards connected to it. The operating system on the OGE board allows to set and read some registers pointing to specific components.
Some registers are used to set the Gastone chip parameters and other to setup the detector such as trigger count or the data FIFO. We have built a specific process which opens a TCP socket stream from the Farm system in order to send a command checking the status of data FIFO memory: if this memory not empty, a command for reading data FIFO is sent. In case of single board, the Farm system gets data from the TCP stream and delivers them to a file. If the DAQ system has multiple OGE sources an event building process runs to reconstruct total events.
IV. RUN CONTROL
In order to manage the DAQ system and configure the FEE, a simple Graphical User Interface (GUI) was built. This GUI named "Run Control" was written in Java language and allows to program the OGE board and the 16 Gastone chips hosted in each board.
The Application Window is logically divided into three parts: a buttons region which manages the DAQ system process, a second part which checks the DAQ parameters and finally the dialog region, in white, in the lower part of the window, that is a simple log which allows to read messages coming from the DAQ system. There is also a system for configuring the FEE such as Gastone Cards and some other options on the OGE Board.
A snapshot of the windows application is shown in Fig. 3 . Fig. 3 . A snapshot of the Run Control Application. This application is used for managing the full DAQ System and for configuring the parameters of the Gastone Cards and the OGE Board.
A Java class was implemented to start the appropriate DAQ command with ssh remote login. In this way the computer where the control run works can be independent from the DAQ system computers.
V. DAQ PERFORMANCES
The DAQ systems is made by 16 Gastone Cards and 2 OGE Boards, needed for acquiring the full detector.
In order to measure the system performances and the corresponding death time (DT) sustained by the system when acquiring single event buffers, the KLOE trigger distribution protocol was implemented using NIM modules.
A value of 300 kB/s was sustained under the above described conditions.
The major contribution to the DT of DAQ coming from the OGE board is due to the fact that single events are stored into the FIFO.
Therefore during the TCP transfer it's impossible for the OGE to deliver a new event into the FIFO memory before the memory itself is emptied.
VI. FUTURE DEVELOPMENT
In order to increase DAQ performances we are intend to increase the current FIFO memory on the OGE board.
The final solution anyhow foresees to use the OGE Optical link already present on the board to transfer data. A new board, named Concentrator Board (CB), is under test. This board has 16 optical ports to acquire 16 OGE boards and a FPGA to perform event building features [8] . The VME interface in the CB can be finally used for managing/acquiring this board.
VII. CONCLUSION
The Gastone card and OGE Board have been integrated successfully in a single test stand. The full DAQ System has been running smoothly since then. An offline analysis program has been written to analyze and monitor collected data.
Our DAQ system is actually general purpose and can be used to acquire data from other detectors. In KLOE-2 we'll use it to collect data from the QCAL as well.
